精品偷拍一区二区三区,亚洲精品永久 码,亚洲综合日韩精品欧美国产,亚洲国产日韩a在线亚洲

  • <center id="usuqs"></center>
  • 
    
  • Hole Size Constraint (Min=0.0254mm) (Max=2.54mm) (On the board ) Violation Via (28.90708mm,0.57355m

    Hole Size Constraint (Min=0.0254mm) (Max=2.54mm) (On the board ) Violation Via (28.90708mm,0.57355m
    求救ERC檢測是出現(xiàn)的問題,
    Violation Net VCM
    Warning - net contains unplated pads
    Violation Net CHR
    Warning - net contains unplated pads
    Hole Size Constraint (Min=0.0254mm) (Max=2.54mm) (On the board )
    Violation Via (28.90708mm,0.57355mm) TopLayer to BottomLayer Actual Hole Size = 0mm
    Arc (23.40409mm,-9.33843mm) TopLayer Actual Width = 0.25mm
    Arc (43.11865mm,-11.50081mm) TopLayer Actual Width = 0.2mm
    :Zero hole size via(s) detected
    Via (28.90708mm,0.57355mm) TopLayer to BottomLayer on Net GND
    Processing Rule :Broken-Net Constraint ( (On the board ) )
    Violation Net FMANT
    Warning - net contains unplated pads
    Violation Net FL
    Warning - net contains unplated pads
    其他人氣:968 ℃時間:2020-10-01 09:33:03
    優(yōu)質(zhì)解答
    hole size不為0時做出的PCB是有通孔的,如果為0則只是某一層的焊盤,沒有孔
    我來回答
    類似推薦
    請使用1024x768 IE6.0或更高版本瀏覽器瀏覽本站點,以保證最佳閱讀效果。本頁提供作業(yè)小助手,一起搜作業(yè)以及作業(yè)好幫手最新版!
    版權(quán)所有 CopyRight © 2012-2024 作業(yè)小助手 All Rights Reserved. 手機(jī)版